NOR Gate can be used to perform the operation of AND, OR and NOT Gate
► FALSE
► TRUE
NAND gate is formed by connecting
► AND Gate and then NOT Gate
► NOT Gate and then AND Gate
► AND Gate and then OR Gate
► OR Gate and then AND Gate
Consider A=1,B=0,C=1. A, B and C represent the input of three bit NAND gate the output of the NAND gate will be
► Zero
► One
► Undefined
► No output as input is invalid
The operation of J-K flip-flop is similar to that of the SR flip-flop except that the J-K flip-flop

► Sets to clear when both J = 0 and K = 0
► It does not show transition on change in pulse
► It does not accept asynchronous inputs
is one of the examples of asynchronous inputs.
► J-K input
► S-R input
► D input
► Clear Input (CLR)
The input overrides the input
► Asynchronous, synchronous
► Synchronous, asynchronous
► Preset input (PRE), Clear input (CLR)
► Clear input (CLR), Preset input (PRE)
In outputs depend only on the combination of current state and inputs.
► Mealy machine
► Moore Machine
► State Reduction table
► State Assignment table
0 comments:
Post a Comment